Matrox Vision Academy

Caption Language:

Matrox FDK - HLS Design Flow Part 2

Demonstrates the creation of a Vivado IP Integrator project, including integration of example PUs in an IP repository, the use of the block design interface and the generation of new FPGA firmware. The Rapixo board is then updated with the new firmware and example PUs are tested in hardware.

Content

Visuals

Clarity

Matrox FDK - HLS Design Flow Part 2

Showing new videos